project:hgg:hardware:timing_bus
Unterschiede
Hier werden die Unterschiede zwischen zwei Versionen angezeigt.
Beide Seiten der vorigen RevisionVorhergehende ÜberarbeitungNächste Überarbeitung | Vorhergehende ÜberarbeitungLetzte ÜberarbeitungBeide Seiten der Revision | ||
project:hgg:project:hgg:hardware:timing_bus [2012-01-08 05:25] – 85.179.246.183 | project:hgg:project:hgg:hardware:timing_bus [2012-06-11 23:29] – [Sollution] 92.225.136.95 | ||
---|---|---|---|
Zeile 9: | Zeile 9: | ||
- | ====== | + | ====== |
The timing bus will consist of two parts, a high accuracy timing line and a low accuracy timing port. Low- and High Accuracy timestamps will be transmitted separately. | The timing bus will consist of two parts, a high accuracy timing line and a low accuracy timing port. Low- and High Accuracy timestamps will be transmitted separately. | ||
Zeile 42: | Zeile 42: | ||
* for messuring the modules will send the timestamp (low precisision signal), the counter in the PISO and he most current drift information. | * for messuring the modules will send the timestamp (low precisision signal), the counter in the PISO and he most current drift information. | ||
* better timng modules could use a temperature and voltage controlled oscilator to make a more stable synchronisation signal | * better timng modules could use a temperature and voltage controlled oscilator to make a more stable synchronisation signal | ||
+ | |||
+ | |||
+ | ===== Optimisatin ===== | ||
+ | |||
+ | * FPGA/CPLD instead of discrete logic | ||
+ | |||
+ | |||
+ |
project/hgg/hardware/timing_bus.txt · Zuletzt geändert: 2017-11-09 02:06 von makefu